



A Tale of Three Trends: Mask Synthesis in the Era of CL, ML and GPU



Danping Peng
Siemens EDA

It was the best of times, it was the worst of times, it was the age of wisdom, it was the age of foolishness, it was the epoch of belief, it was the epoch of incredulity, it was the season of Light, it was the season of Darkness, it was the spring of hope, it was the winter of despair, we had everything before us, we had nothing before us, we were all going direct to Heaven, we were all going direct the other way. . . .



Outline of Today

The Origins of ILT


A Primer on Level Set ILT

The Long Road to HVM

ILT with Deep Learning

Future Direction of Mask Synthesis


Conventional OPC vs ILT



ILT Has Been Around For Over Two Decades

Early pioneers applied inverse techniques for photonic crystals to OPC

While working on inverse techniques for photonic crystals, they thought of applying the same technique to OPC problems.



Stan Osher, UCLA



Eli Yablonovitch, UC Berkeley

ILT Went Commercial

- Luminescent Technology, Inc. was founded in late 2002 by Stan Osher, Dan Abrams, and Jack Herrick to develop and commercialize the seminal ideas.
- Engaged with imec, Intel, TSMC and Samsung for early tape-out.



Dan Abrams
CEO



Jack Herrick
CFO



First Engineer
Later CTO



Leo Pang
SVP of Marketing

Some Early ILT Results



US007571423B2

(12) **United States Patent**
Abrams et al.

(10) **Patent No.:** US 7,571,423 B2
(45) **Date of Patent:** Aug. 4, 2009

(54) **OPTIMIZED PHOTOMASKS FOR PHOTOLITHOGRAPHY**

(75) Inventors: **Daniel Abrams**, Palo Alto, CA (US);
Danping Peng, Richmond, CA (US);
Stanley Osher, Pacific Palisades, CA (US)

5,707,765 A	1/1998	Chen	
5,889,678 A *	3/1999	Inoue et al.	716/19
6,022,644 A	2/2000	Lin et al.	
6,096,567 A	8/2000	Kaplan et al.	
6,123,733 A	9/2000	Dalton	
6,484,306 B1 *	11/2002	Bokor et al.	716/21
6,563,566 B2	5/2003	Rosenbluth et al.	

(73) Assignee: **Luminescent Technologies, Inc.**, Palo Alto, CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 323 days.

(Continued)



FOREIGN PATENT DOCUMENTS

WO WO 2007/033362 A2 3/2007

(21) Appl. No.: 11/225,378

(22) Filed: **Sep. 12, 2005**

(Continued)




ILT at Mentor Graphics - Now Siemens EDA



Seminal 2006 ILT paper by Yuri Granik with complete mathematical formalism of ILT optimization problem

Key observations of this work:

- Complete formulas (all 56 of them!)
- The term “ILT” is not used in this work
- Formal discussion of objectives, constraints, linear vs non-linear optimizations, gradient methods, computational complexity and results
- This work formed the basis of the Mentor Graphics ILT (pxOPC product)




What is Level Set Method?




Represent 2D contour as the level-set of a 3D Surface!

Level-set Is Key Enabler Of Freeform Mask Correction

- ◆ A mask representation scheme that describes a 2D-mask as the contour of a 3D surface
- ◆ The 3D surface value represents the distance a given point is to its closest mask edge



The closest edge of P_1 is edge₁
 The closest edge of P_2 is edge₂




Source: Peng DAC 2021

Threshold = 0




What is Inverse Lithography Technology (ILT)?

$$H(\varphi) = \iint |F(\varphi) - \psi|^2 dx dy$$




How ILT Works




ILT was first introduced by Luminescent as a viable alternative to OPC in 2005.

ILT Curvilinear Mask Delivers Superior Process Window

Manhattan OPC vs Curvilinear ILT



The Long Road to High Volume Manufacturing



ILT For HVM: An Odyssey

The first Adoption of ILT was by memory foundries

- Highly repetitive patterns lessen computation cost
- Careful crafts on a few repeating patterns are feasible

Achilles heels of ILT for Logic

- Long run time (~20x traditional OPC)
- Long mask write time (~10x Manhattan mask)
- MRC (what is the mask rule for curvilinear mask?)

Market Force

- The emerging of immersion lithography improves resolutions, making ILT not a must-have for the nodes at the time
- Better control of process variation (DOF@EL)


Nvidia Comes to the Rescue...

Sometime in late 2017, the author run into John Chen of Nvidia at a crowded restaurant in Royal Hsinchu hotel, and we started talking about the patterning challenges in making Nvidia GPU chips, and the author told him there was a solution, but it runs too slow, and he asked: why don't you use GPU to make my GPU? When he came back to San Jose, he introduced the author to two very dedicated NV engineers, Srinivas and Jerry. The rest is history.



**John Chen of Nvidia
former TSMC VP**

GPU Requires a New Way of Model Simulation and Calibration



ILT Speedup on Calibre

Operation	% of Total	Target GPU Speedup
Image Simulation	55.2%	10
Mask*	47.7%	10
SOCS	7.52%	50
CM1	19.4%	50
Objective Calculation	3.4%	10
Gradient Compute	7.5%	10
Projection	5.7%	10
Others/Misc.	28.2%	

** Mask value reported includes everything not SOCS, under AI computation, including all geometry/rasterization*

Fast Forward To 2024.....

Achilles Heels of ILT Healed:

- The rising of GPU can improve the ILT speed by >20x
- Multiple-Beam Mask Writer (MBMW) can write curvilinear mask (with moderate constraints) in constant time.
- ML can model mask-writing, lithography and etching process with un-precedent accuracy that enable atom-level control to the location and dimension of printed pattern.

New mask format is getting ready to address the file sizes in transmission and storage


- SEMI Curvilinear Task Force sponsored by industry heavy-weight (TSMC, Intel, Samsung, IMS, NuFlare, Siemens EDA, ASML Brion, Synopsys...) convened to work on a file format.
- A standard Semi P49 is tentatively approved in March 2022, and formally approved in in March 2023.

Holistic ML Model of Multiple Process Effects




Scanner Optics



Lens aberrations Source representation







Mask Process



mask bias, corner chop, 3D mask effects

Resist Process





Pinch/Bridge NTD Resist

Resist Toploss

SRF Printing

Etch Process




Implant topography


Etch Process

Micro-Loading


Contour-Based ML Model Calibration Can Predict the Location and Dimension



CNN Based Resist





CNN Based Etch





MBMW Can Write Curvilinear Mask IN Const. Time

Traditional rectilinear OPC vs. CL SRAF and OPC




The lithographic benefits were explored for curvilinear solutions.



The arrival of the multi-beam mask writers (MBMW) brings introduction of the CL masks to reality.

Calibre Provides Complete Curvilinear End-to-End Solutions


Calibre SVRF




Calibre nmCLSRAF




Calibre pxOPC




Calibre nmCLOPC




Calibre nmCLMPC



Calibre nmCLMRC



Calibre nmCLMDP



Tape-Out

Mask



*) Curvilinear with PWL – roadmap extends to PWB

**) Curvilinear with PWB



Quality and Accurate Rule-Based Curvilinear Biasing

- Spline-based biasing
- Smooth biasing results

Siemens EDA

Calibre nmCLBIAS

Excellent Runtime Performance

- Scalable and efficient
- Meet runtime requirements




Calibre nmCLBIAS performs pre-OPC retargeting for curvilinear designs with enhanced capabilities that differentiate it from traditional pre-OPC retargeting tools.

```
BIASRULE BiasLayer
-tag for_bias
-table {
  0.045 0.060 0.075 OPPOSITE EXTENDED 0.08 OPPOSITE EXTENDED 0.02
0.050 0.003 0.005 0.007
0.060 0.003 0.005 0.007
0.061 0.002 0.004 0.006
0.062 0.001 0.003 0.005
0.063 0.000 0.002 0.004
0.064 0.000 0.001 0.003
0.065 0.000 0.000 0.002
}
```



Easy-To-Use Biasing Table for Recipe Setup

- Great usability and flexibility
- User-defined customizable controls





Fast and Accurate Rule-Based Curvilinear SRAF insertion

- Ray based rules for curvilinear SRAF insertion

Excellent Runtime Performance

- Fast rules-based solution
- ILT based templates



Automated ray based rule extraction from ILT SRAF result

- Great usability and flexibility
- User-defined customizable controls

Siemens EDA


Calibre nmCLSRAF

Calibre nmCLSRAF performs rules based curvilinear SRAF insertion based on ILT result

Siemens EDA

Calibre nmCLOPC

Calibre nmCLOPC performs model-based optical proximity correction for curvilinear edges to achieve high fidelity, smooth and consistent output that is mask-rule clean.





Fast Full-Chip Curvilinear OPC Solution

- Hybrid ILT CLOPC flow
- Faster runtime than a full ILT solution

Native Curvilinear Polygon Representation

- Native representation with Bezier splines
- File size reduction with more efficient edge representation



Advanced CLOPC Modeling


- Accurately model the mask 3D electromagnetic field effects for curvilinear masks
- Achieve the required accuracy

Siemens EDA

Calibre pxOPC

Calibre pxOPC performs model-based image optimization (SRAF & Main Feature co-optimization) for curvilinear mask technology. Various SRAF styles, Curvilinear MRC, extra print control, and integration with MEMOPC solutions are supported.

Unrestricted | © Siemens 2024 | Danping Peng | 2024-10-03





Accurate and Full-Featured Curvilinear ILT

- Integral part of Hybrid ILT CLOPC flow
- Integrates with MEMOPC for accelerated runtime

Native Curvilinear Polygon Representation at the core of pxOPC

- Multiple mask parameterizations supported internally for efficient representation during optimization



State-of-the-art mask correction

- High-NA EUV Stitching Compensation†
- Gradient descent optimization using custom in-house developed solvers – achieve aggressive correction for difficult cases

SIEMENS


†High-NA EUV Stitching currently under development; Anticipated release 2024.2

Siemens EDA

Calibre

RET MEMOPC

A replacement flow that ensures fast runtime and perfect consistency of correction across array, provides an extension across processing platform, as well as delivers integration work and refinement for symmetry and consistency.





A Flow Infrastructure Solution

- A flow infrastructure solution with array/cell identification, SRAF/OPC insertion module, and array restoration.



Tool Selection Flexibility

- Various choices of OPC correction and SRAF Insertion.



Meets the Requirement of Manufacturing Memory Devices

- Overcome the challenges of manufacturing memory devices and image sensor products which require processing approaches with geometric consistency and acceptable processing times.





Innovative Curvature-Based Fragmentation

- Edge fragmentation based on local curvature
- Co-optimization with file size, accuracy, and execution time

Optional Curvature-Based Pre-Biasing For Faster Runtime

- Fast convergence for CLMPC without degrading the correction accuracy



Simultaneous Correction Capability

- MPC correction for curvilinear and rectangular shapes in one run

Siemens EDA


Calibre nmCLMPC

Calibre nmCLMPC supports curvilinear mask process correction to meet the expectations for processing time and mask pattern fidelity of advanced node curvilinear mask manufacturing.

SIEMENS

Post-MPC ILT patterns consistently print on target


- ❑ Curvilinear MPC enables printing complex mask shapes on target
- ❑ Accurate mask models and appropriate correction algorithms are key
- ❑ The entire tape-out flow from OPC to the mask writer will use the new multigon format to reduce data volume in correction engines and files



Target mask shape and simulated mask shape overlaid with post-MPC SEM image

Ingo Bork, et al., "Mask process correction validation for multi-beam mask lithography," Proc. SPIE 10810, Photomask Technology 2018; <https://doi.org/10.1117/12.2503284>

Mask Correction to Silicon---It Can Be Done Finally!




- One step model and correction
- Mask and Resist contour output for QC
- Make model learn profile information



Future of Lithography Modeling and Mask Synthesis

Deep Learning in Inverse Lithography Technology (ILT)



- DL aimed to reduce the TAT of mask corrections by pre-learning the corrected results.

	Layer 1	Layer 2
Applications	SRAF seeding	Initial Mask
Purpose	Model-based SRAF TAT reductions	ILT repair TAT reductions

MML: ML ILT solution

Monotonic Machine Learning (MML) is a machine learning mask synthesis solution for both *SRAF* and *Main Features*

- **Monotonic property of the model**
- For new design requiring model adjustments, the model appended *without changing unaffected clusters*.
- Stable performance




Fast:

Performance of β -level ~55x faster than full-CLILT

SRAF prediction accuracy: F1 score > 80% on N2 logic layouts



Focusing on prediction accuracy, SRAF Cleanup, MRC compliance

MML can learn and predict any SRAF and main feature shape




MML SRAF
pxOPC SRAF

CNN for ILT



Resist 3D Modeling on GPU at Full-Chip Level

Aerial image from optics




$$\begin{cases} \frac{\partial A}{\partial t} = \nabla(D_a \nabla A) - K_q A \cdot B - K_a A, \\ \frac{\partial B}{\partial t} = \nabla(D_b \nabla B) - K_q A \cdot B - K_b B, \\ \frac{\partial M}{\partial t} = -K_{amp} A \cdot M - K_m M. \end{cases}$$

PEB: reaction-diffusion equations can be solved on GPU with orders-of-magnitude speedup


Development: fast-sweeping method is orders of magnitude faster than front-tracking

$$r(M) |\nabla T| = 1$$


Resist profile from arrival time for frame 0



PTD



Resist profile from arrival time for frame 0




NTD

Etch Topo Simulation: Speed-up for Realistic Scale


- HW-accelerated **ray-tracing algorithm** developed to calculate particle “hit points” on a surface.
- HW-accelerated **surface normal calculations** developed w/ spatial decompositions.

Ray-Tracing Implementation for Particle-Surface Collisions




- Typical benchmark case:
3D structure, 10^4 steps, 10^6 particles
→ $10^1 \sim 10^2$ TAT reduction w/ 1 GPU card.

Parallelized Surface Normal Calculations



Beating ILT with GenAI?




$$c = \sum_j c_j$$

The Three Musketeers of Patterning Technology: Curvilinear, ML and GPU

Economic force:

- Relentless march of scaling



Market force:

- Scanner is getting very expensive
- Curvilinear mask can be used to squeeze more performance from the existing tool


Technological potentials:

- Emergence of curvilinear designs that are ideally suited for curvilinear ILT

85% say EUV masks with Some Curvilinear Shapes by 2023
According to 2020 Luminaries Survey Predictions



Manufacturing of curvilinear masks is enabled by multi-beam mask writers. How extensively will curvilinear shapes be used for leading-edge (EUV, 193i) masks intended for high volume manufacturing (HVM) by 2023?



Unsung Heroes of ILT

Yuri Granik
Mentor Graphics



Luminescent



Peter Hu



Dongxue Chen



Tom Cecil



Guangming Xiao



Leo Pang

TSMC



Daniel Beylkin



Sagar Trivedi



Ken Ho



Jue-chin Yu



Acknowledgements - The GPU and ML part of OPC simulation and ILT are developed with various CUDA libraries and with the great support from Nvidia engineering team. The author would like to thanks the contributions from the following individuals:

Srinivas Kodiyalam

Mark Kilgard

Levi Barnes

Max Katz