SIEMENS EDA



Shrinking the Die

Table of Contents

1. OBJECTIVE	1
2. INTRODUCTION	3
3. INCLUDED FILES	}
4. GETTING STARTED (PROJECT SET-UP)4	ŀ
5. METHODS TO ACHIEVE HIGHER UTILIZATION RATIO	5
5.1.By ratio	5
5.1. a. OBJECTIVE	5
5.1.b. GUI Instructions	.5
5.1.c. TCL COMMANDS	
5.1.d. Conclusion	
5.2.By size	.3
5.2.a.OBJECTIVE	
5.2.b.GUI Instructions1	
5.2.c. TCL COMMANDS	18
5.2.d. Conclusion	
5.3.By co-ordiantes	19
5.3.а. Овјестиче	19
5.3.b TCL COMMANDS	
5.3. c. CONCLUSION	
7. CONCLUSION	26



1.Objective

The current utilization ratio of the baseline database stands at 0.4 and the target is to achieve a ratio of 0.6 and address any physical pin violations. This support kit demonstrates three ways to achieve a higher utilization ratio, ultimately resulting in reducing the area of the die.

2. Introduction

Background: Die shrinkage via floorplan minimization is a process used in semiconductor design to make the chip smaller by carefully organizing its components without compromising its performance or functionality. This process starts of reduction in size of chip area starts with the first physical implementation stage, floorplan, by rearranging. the functional blocks—such as memory input/output (I/O) circuits, and logic gates—inside the chip's physical boundaries.

Utilization Ratio: (Area occupied by design components) / (Total available chip area)

Example of Utilization Ratio: For this design, present utilization ratio is 0.4, which draws attention to two important aspects of the design:

- **40%** of the die area is reserved for design **components** (standard cells).
- **60%** of the die area is reserved for the **routing** interconnects.

Need of Higher Utilization: Higher utilization ratio yields more effective space usage; dense packing of components results in smaller chip size while a lower utilization ratio indicates enough unused space that could potentially be utilized for additional functionalities.

Factors Influencing Utilization Ratio: The Utilization Ratio depends on how designers allocate space for physical components and routing resources, influenced by the design's size and complexity. Larger designs offer more flexibility, allowing for higher utilization ratios, while smaller designs may face stricter area constraints. A designer may target a utilization ratio of up to 0.8 (80% for components, 20% for routing) which is common, but careful planning and optimization are essential to avoid congestion and violations such as minimum area and pin overlapping. Therefore, choosing the utilization ratio requires careful consideration.

Conclusion: Thus, higher utilization would lead to higher integration densities, lower manufacturing costs, higher yields, and makes it easier to create smaller chip designs and, more effective integrated circuits.

3.Included Files

Demo data

Input file

A complete project and any necessary supporting files are in the db. directory. The project file is fp.proj. A floorplan file which contains floorplan information named fp.tcl



4. Getting Started (Project set-up)

Step 1Navigate to the floorplan directory and Invoke Aprisa session from the current
working directory using command:

% AP

Step 2Load the libraries imported project in the current AP session. Ensure the complete
path for fp. proj. is included, i.e., the folder containing the floorplan project provided
with this support kit.


% load_project <saved_directory_path>/db/fp.proj




Figure 1: A successfully loaded project.

The *current project* and *loaded project* will both be set when the project is loaded.

Step 3 Open the layout schematic by using command:



% open_layout



5.Methods to Achieve Higher Utilization Ratio

Utilization Ratio can be increased using three ways:

- 1. By Ratio
- 2. By Size
- 3. By Co-ordinates

5.1. By Ratio

As discussed, utilization ratio is the measure of how efficiently the available chip area is utilized by the design components.

Utilization Ratio = (Area occupied by design components)/ (Total available chip area) Another important factor to consider is, *Aspect ratio*, ratio of vertical to horizontal routing resources.

Aspect Ratio= (width of the design)/ (height of the design).

For the simplicity of this support kit, an aspect ratio of 1 is maintained, indicating equal height and width, resulting in a square-shaped design. The user may try different aspect ratio, such as 3.00, where the height is three times the width and observe how utilization ratio varies for different design shapes.

5.1.a. Objective

The objective of this section is to illustrate how to enhance the utilization ratio by increasing the ratio itself, using both APRISA GUI and TCL commands.

5.1.b. GUI Instructions

Step 1 To load the project, follow the steps mentioned in Section 4. Getting started.

Step 2 Observe Original values:

To begin, measure the utilization ratio, floorplan, physical pin locations of original design.

1. Report Utilization ratio:

Go to Aprisa shell, get the present utilization ratio details, using following command: % report_placement

die utilization	= 39.98 % ; C / X
core utilization	= 41.38 % ; (C - G) / A
std-cell utilization	= 41.38 % ; D / (A - F)
placeable-cell utilization	= 41.38 % ; H / B

Figure 3: Utilization 40% (Original)

2. Measure floorplan dimensions:

Go to APRISA layout window, zoom in to the layout to measure width and height of floorplan with the help of ruler using following steps:

• Press *ctrl* + *R* to open ruler window as shown below:


Clear:	All One Hide: All
Color: Text Size:	20
Line:	⊂ any ⊂ 45-degree

Figure 4: A ruler pop-up window

 Move the cursor to the layout window and place it at the top leftmost edge of the die. Drag the cursor to the top rightmost corner to measure the width of the die. Next, to measure the height, while keeping the mouse button pressed, move the cursor from the top rightmost edge to the bottom rightmost corner of the die boundary. Click the left mouse button twice to end the ruler. Close the ruler window. The measured floorplan values are shown in the layout below-

w. crtrA d. crtrA ee crtrA ge crtA ge	iew Cett-N iawe Cett-S iawe S iawe <										0:det	ault/db	/fp.pr	oj (riscv_	.core) (@orw	-radm	ah4e-	vm							-	
du chi	ad Curl. we Curl. S rge Curl. S rge Curl. S we Curl. S	oject In/Out	Window	⊆onf	ig <u>S</u> e	lect Eg	dit Elo	orplan	Setup	Place	Clock	Route	GDS	Analyze	ECO	Cali	bre <u>H</u>	elp								SIE	MEN
di Chi si con si co	dd Crify ge	w	Ctrl-N	C		0.0	0		8 3	2			8	-	18_	4	4	6a - 4	% 1	2	4	5 6	7 8	44 94			
ra cuta cuta cuta cuta cuta cuta cuta cut	ra cut set set by type of the set set set set set by type of the set set set by type of the set set set by type of the set set set set set set set set set se	ad	Ctrl-L				0 - 0		81	•					- 494	41	43	*)	41 =					* 7			
rg	rg	ve	Ctrl-S		<<	ΞŤ.												1					_		949.	/50	\sim
wee Ubrary t	wee Lubrary t	'ge	Ctrl-P															00									
<pre>k _ ctriq yer Upp pro pro Misc mma v s call types v v call type v v call v v call</pre>	It	erge		12																							
yer Jppe Prop Misc mme v s altypes- saltypes- radi v v radi v	yer Jype Prop Misc mme v s altypess altypess altypess radio																										
mm v citl press v chipti v rmacro v rmacro v rmacro v rmacro v rmacro v readra v pad v route v pad v pad v pad v route v pad	ane v S chllptes v V chplet v V ell u V rmache ell v V rmache rmache v V rmache v V rouble v V pace group v V place group v V v V place group v V v V v V v V v V v V v V v V	it	Ctrl-q																								
mm v all types chiplet v chiplet v rmacro v rmacro v rmacro v rmacro v rmacro v reactor v reactor v reactor v reactor v v v v v <tr< td=""><td>mm v sit types chipter outle outle rmacro v pad v pade v pace oute pude v pade v </td></tr<> <td>ver Type</td> <td>Prop M</td> <td>lisc</td> <td></td>	mm v sit types chipter outle outle rmacro v pad v pade v pace oute pude v pade v	ver Type	Prop M	lisc																							
salt types v v module v v Fad v v Fa	salt types v module v solution raarco v raarco v ra				s 🖾																						
chiplet v v v v v v v v v v v v v v v v v v v	chiplet v v madue v v sell v v marco v v v marco v																										
module v v esti v v macro v v pad v v module v v stace_group v v <	module v v sell v matro v matro v rpad v rpad v module v module v module v module v stace_goude v stagaina v stace_goude v																										
all v v macro v v module of v v ecover v v of un module v v ecover v v v v v ecover v v v v v v v v v v v v v v v v v v	all v v v v v v v v v v v v v v v v v v			-	~																						
std std maco ppd prod cover std st	radi v v macro v pad v v pad v v module v v late_guide v v late_guide v v t_guide v v t_guide v v t_guide v v t_guide v v tack_array (v) v va v v rade v v macro v v macro v v macro v v va v v macro v v macro v v v v v v v v v v v v v v v v																										
macro v v pad v v cover v v module v v ace_puide v v biadod v v ctg.gaide v v gaide v v gaide v v reporte v v via v v via v v via v v polyton v v mand % v v	maco u u rodu u cover u all ref u all action u blacd u cover u																										
rpad v v cover v v module v v lard se_group v v t_ guide v v t_ guide v v t_ guide v v t_ guide v v mand v v v mand v v v mand v v v mand v v v va v v mand v v v mand v v v va v v v v	rpad v v cover v v module v v latad se_group v v tage_guide v v tage_guid																										
rover v v v mandela v v elleref v v face_group v v face_group v v face_group v v face_group v v face_group v v face_group v v elleref v v face_group v v face_grou	rover v v v monodule v v v ell ref v v v lace_group v v lace_group v v lace_group v v lace_group v v lace_group v v lace_group v v et guide v v et guide v v lace_group v v lace_group v v v v s_guide v v v v v v v v v v v v v v mande v v v v v v mande v v v v mande v v v v v v mande v v v v v v v v v v v v v v v v																										
module v v alarce_group	module ♥ ♥ alar of ♥ ♥ et.guide ♥ et.gui																										
ell ref v v Jace_group v v v v Jace_group v v v v Jace_group v v v v v v v v v v v v v v v v v v v	ell ref V V Jace_group V V Jace_grou																								500		
hace_groups v v v v v v v v v v v v v v v v v v v	Jace_groups v v Jace_groups v v Jada v v Jace_groups v v Jace_																										
Jaca group V V Jaca g	Jace group V V Jace group V V Jack guide V V Ve guide V																										
aland v v uta guide v v et.guide v v et.g	aland v v uta guide v v et.guide v v lie_array (ow) v oguide v oguide v oguide v vaita v v romono dama v v romono da																										
unda guide V V te guide V V lie garay V V via V V V via V V V via V V via V V V V V V via V V V V V V V V V V V V V V V V V V V	unda guide V V leg.array V V lieg.array V V lieg.array V V lieg.array V V colubiation V oguide V V rack_array V V V V V V V V V V V V V V V V V V V																										
et guide v v leg_array v v g_guide v v g_guide v v s_guide v v s_guide v v via v v v v v v v v v v v v v v v v	et.guide v v leg.array v v leg.array v v guide v v guide v v guide v v guide v v sguide v v sguide v v varia v v varia v v varia v v varia v v mand starset set by type v v mand starset set by type v v varia v v sguide																										
lie_array v v v v v v v v v v v v v v v v v v v	lie_array v v v v v v v v v v v v v v v v v v v																										
Inte_array (row)	Inte_array (row) v 2. guide v 2. guide v rack_array																										
indiation	iniolation v o guide v rack_array v o v o v o v o v o v o v o v o v o v																										
a guide a carteria ca	2.guide v tack_array pape v wire v wire v polygon v manho shano v manho sh		w)																								
inack_array	inackarary																										
hape goude g	hape v v grade v v wire v v polygon v v mitter select set by type v manal 55				~																						
rgoude v viewe viewe viewe via v via polygon v v viewe iffer select set by type 20 ≥ mmand %	rgroute ♥ ♥ ♥ wike ♥ ♥ ♥ ruia ♥ ♥ ♥ polygon ♥ ♥ ♥ iffer select set by type ♥ ♥ immand %																										
wire via 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	wire va va polygon v member share v imana so																										
via v v via v v via v v via v	Via V P polygon V Via V P South than V P Filter select set by type V P South Via V P South																										
polygon 954.240 954.240 mand %	polygon 954.240	wire		-	~																						
mand %	mand %	via		-	~																						
imand %	imand 5	polygon																							054	240	
amand %	mand %	-combo eh:	ana		<u> </u>																				954.	240	
imand 16 Jimo internet interne	imand 16 Jack	filter select	set by type																								
				-	_													-									
	rr) L<4-point> M <cancel> R<done> Select Count = 0 { 958.265 7.295 }</done></cancel>							r														r			ſ		

Figure 5: The measured height and width of original floorplan (Original)



Shrinking the Die

3. Physical pins location-

• Navigate to the APRISA layout window. On the left side, ensure to select the checkbox. labelled "<all layer>" to display pins on their respective metal layers.

<u>P</u> roject	In/Out	<u>W</u> indow	<u>C</u> onfig	g <u>S</u> elect
🔶 🌖		ç ç	<u>s</u> [I 🥄
OPTIONS	5			≪ ¦
<u>L</u> ayout	<u>S</u> tack	:		
000000000000000000000000000000000000000				
<u>L</u> ayer	<u>T</u> ype	Prop M	lisc	
Nan	ne		v s	5
<all td="" <=""><td>ayers></td><td></td><td>v .</td><td>~</td></all>	ayers>		v .	~
🛛 me	etal0			

Figure 6: Layout window showing all metal layers are visible.

 To highlight the pin's location in the design layout, execute the following command: % select [get_phys_pins *]




Figure 7: IO pins highlighted in the layout (Original location).

Step 3Modify present utilization ratio. Select *Floorplan* from the Top Menu. This opens a sub-menu.Select *Initialize Floorplan* from the sub-menu to open the *init_floorplan* window.

):defau	t/db/f	p.proj (riscv_co	ore) @	orw-r	adm	ah4e-	vm								-		,
oject <u>I</u> n/Out <u>W</u> indov	v <u>C</u> onf	ig <u>S</u> el	ect E <u>c</u>	it <u>F</u> loorplan	Setup	P <u>l</u> ace	Cl <u>o</u> ck	<u>R</u> oute	<u>G</u> DS	<u>A</u> nal	yze	<u>E</u> CO	Cali	ore i	lelp						SI	EME	N
⊨ ⇒ 🕵 🕵 🖗	<u></u>		C C	Initiali <u>z</u> e F		۱			3.	:::::::::::::::::::::::::::::::::::::::	•	B _	4	4	4	🤙 [[1	2 3	4	5	6 7	8	4
TIONS		<<	5	<u>C</u> lear Setu Export Set												-	-						
				Export Set	up				_														
ayout <u>S</u> tack				Set Module	e (Partit	ion) Bo	undary																
									_														
				<u>G</u> enerate I Set IO/Pin																			
				Place IO/Pi																			
· · · · · · · · · · · · · · · · · · ·				Split IO/Pir																			
				Browse IO																			
100000000000	000			Diomocilo		Guide			_														
ayer <u>Type</u> Prop	Misc			Generate I																			
lame	v	s 🖸		Set Place	Anchor .																		
<all types=""></all>	1	v		Assign Par	tition Pi	ns																	
chiplet	~			Unassign I																			
module		₹							_														
cell		₹		S <u>e</u> t Pin																			
-std		▼		Mo <u>v</u> e Pins																			
-macro		▼		Spread Pir	s																		
pad		Z		Pa <u>i</u> r Pins	-																		
cover		7		Align Pins																			
		č.		_																			
cell_ref place quide		ř.		Generate																			
place_group		÷.		Trim Rows																			
island				Split Row																			
route_guide				Copy Dow	n																		
net_guide				50p) <u>s</u> on					_														
tile_array				Set Proto	dodule !	Spec																	
site_array (row)		▼		Export Pro	to Modu	le Spe	c																
violation		₹																					
io_guide		₹		Browse Ne																			
track_array				Browse Sc																			
shape		~		Browse Mo	dules																		
- groute		P		Display Fl	dino			Ctrl															
-wire -via		-		(Un)Hide F				Ctrl															
- via - polygon		÷ I		(on)Hide P	iyiiile			cui															
Combo shape		З Л																					
]																							
filter select set by ty	/pe	2																					ph.ill
mmand %																							×

Figure 8: Floorplan options window.

Step 4 Modify values:

In the *init_floorplan* window, change the original values as mentioned below:

- Select Design Boundary: by_ratio.
- Keep Aspect ratio: 1.
- Modify current Utilization from 0.40 to 0.60

	by_ratio u	tilization:	0.40	aspect ratio:	1.000	
	by_size v	ridth:	952.56	height:	954.24	
Core to boundary		-			Transferrer	
Left:	7.28	Right: 7	.28		1/2 Row	One Row
Bottom:	8.96	Top: 8	.96			
efault core to boundary	distance in partitions:		2.24		1/2 Row	One Row
efault Row Direction: •	н⊂∨					
F	keep rows / tracks		🗆 set tracks	from existing rows		
	flip first row		Force rows	to be generated in channels		
Γ	keep cell core		🗆 treat pad a	is macro (no pad ring)		
E	show unplaced std-cell		🗆 no pad bet	ween core and boundary		
E	adjust track offset		🗆 trim core b	y pad-cells		
	shift row by half height f	rom core				
lax. Route Metal: 6	* *					

Figure 9: init_floorplan window with utilization ratio 0.40 (Original)



	C	keep					
	()	by_ratio	utilization	. 0.600	aspect ratio:	1.000	
	C	by_size	width:	777.28	height:	779.52	
ore to boundary							
	Left:	7.28	Right:	7.84		1/2 Row	One Row
	Bottom:	8.96	Top:	8.96			
efault core to bo	undary o	listance in partiti	ons:	2.24		1/2 Row	One Row
efault Row Direc	tion: •	нсv					
	Г	keep rows / track	s	□ set tracks fro	m existing rows		
	F	flip first row		F force rows to	be generated in channels		
	1	keep cell core		🗆 treat pad as i	nacro (no pad ring)		
	1	show unplaced s	td-cell	🗆 no pad betwe	en core and boundary		
	Г	adjust track offs	et	🗆 trim core by	pad-cells		
	F	shift row by half	height from core				
		\$					

Figure 10: init_floorplan window with utilization 0.50 (New)

Step 5 Click *Ok* button and move back to Aprisa shell session.

Step 6 Modify physical pin's location:

Since the floorplan dimensions has changed, but the pins would yet remain at its original position, extending beyond the boundary and causing physical pin violations. This necessitates relocating.

- the existing physical pins according to the new design boundaries using following steps-
 - Thus, check the current location of pins. To know how to verify pin's location,

Refer to sub section 5.1.b and go to Step 2, repeat point number 3, Physical Pins Location.




Figure 11: Highlighted IO pins outside of design boundary (Original pin location).

Physical pin violations can also be get checked by using the following command:

% verify_phys_pins

Module has I/O-guide already, place I/O by guides
<0403:09:27:07:WARNING:LargeDftVia> Large default via: metal5 up using 5 tracks : VIA56
<0403:09:27:07:WARNING:LargeDftVia> Large default via: metal5 up using 5 tracks : VIA56
<0403:09:27:07:WARNING:CantUseNoPh> Lib cell has no physical info, treat as dont use in opt: CLKVBUFJIHDLL
Floorplan initialized successfully
© verify phys pin <0403:09:27:10:ERROR:PhysPinVio> phys pin violation:
phys pin off track - mem d resp tag i[0]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off track - mem d addr o[3]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off track - cpu id i[7]
<0403:09:27:10:ERR0R:PhysPinVio> phys pin violation: phys pin off track - reset vector i[26]
<0403:09:27:10:ERR0R:PhysPinVio> phys pin violation: phys pin off track - reset vector i[21]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off track - reset vector i[15]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_track - cpu_id_i[20]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off track - cpu_id_i[16]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off track - cpu_id_i[9]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off bndy edge - cpu id i[24]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off bndy_edge - mem i inst i[15]
<0403:09:27:10:ERROR:PhysPinVio> phys pin violation: phys pin off bndy_edge - reset vector_i[5]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_overlap_block - reset_vector_i[4]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - reset_vector_i[4]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - reset_vector_i[3]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - reset_vector_i[2]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - cpu_id_i[31]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - cpu_id_i[30]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - cpu_id_i[29]
<0403:09:27:10:ERROR:PhysPinVio> phys_pin_violation: phys_pin_off_bndy_edge - cpu_id_i[28]
<0403:09:27:10:ERROR:PhysPinVio too many (> 20), print to log-file only >
169 phys_pin violations

Figure 12: Physical pin violations (189 total)

• Above, Figure 10, illustrates physical pin violations, totaling189. Thus, the current pin locations must be removed initially using the following command.

% delet	te object	[get phys pins *]
delete	phys pin	clk i
delete	phys pin	rst i
delete	phys pin	mem d data rd i[31]
delete	phys pin	mem d data rd i[30]
delete	phys pin	mem d data rd i[29]
delete	phys pin	mem d data rd i[28]
delete	phys pin	mem d data rd i[27]
delete	phys pin	mem d data rd i[26]
delete	phys pin	mem d data rd i[25]
delete	phys pin	mem d data rd i[24]
+ 2	259 more	

% delete_object [get_phys_pins *]

Figure 13: Deleted physical pins (old location)

• The new IO pins will be positioned on IO guides. Confirm the placement of existing. IO guides,

using the following command

% get_io_guides *

% get 10 guides *

{Dottom_m2} {Dottom_m4} {bottom_m6} {right_m1} {right_m3} {right_m5} {top_m2} {top_m4} {top_m6} {left_m1} {left_m3}
{left m5}

Figure 14: Existing IO guides.





The naming convention provided by Aprisa would be as follows {<edge>_<metal layer_number>}

 Initial global IO placement of the pins can be done by using following command: *%place_io -global_opt*

Figure 15: Global IO pin placement.

- After the Global IO placement is executed, IO pins must be spread and positioned across IO slots using the following command.
 % place_io -by_guide
- After successfully placing the physical pins according to the new floorplan dimension, verify if there any violation left.

% verify_phys_pins




Figure 16: Zero pin violation

Step 7 Observe New values:

I.


Lastly, measure the utilization ratio, floorplan, physical pin locations of original design.

1. Utilization ratio:

Go to Aprisa shell, use following command to get the present utilization ratio details-

% report_placement

ilization	
die utilization	= 59.98 % ; C / X
core utilization	= 62.61 % ; (C - G) / A
std-cell utilization	= 62.61 % ; D / (A - F)
placeable-cell utilization	= 62.61 % ; H / B





2. Measure floorplan dimensions:

Go to APRISA layout window and zoom in to the layout to measure width and height of floorplan using ruler. To know how to use ruler, refer to **sub section 5.1.b** and go to **Step 2**, repeat **point number 2**. **Measure floorplan dimensions**.

Project In/Out	Window	Config	Select	Edit F	loorplan	Se	tup P	ace o	lock	Route	GDS	Analyz	eΕ	со са	libre	Help				SIEMI	EN
<u>N</u> ew	Ctrl-N	0. 8	3 8	0.0	Ph-	EI					-	-	- 1	L das	1	4	64				
oad	Ctrl-L	20 8		21 2		E		***	• •	• •	6		Q	-	4	1	14		*		
Save	Ctrl-S		S																	7.280	$ \simeq $
Purge	Ctrl-P						ــــــــــــــــــــــــــــــــــــــ	цu	يلب	444		ليتتنيا		Lu	4		سيا	450 500 550 600 650 7		7.200	
Merge									100	156				300	350	4	10	450 500 530 600 650 7	250		
growse Library .																					
Quit	Ctrl-q																		100		
Layer Type	Prop Mi	sc																	50 5		
Name		v s																	8		
<all types=""></all>																					
⊞ chiplet																			250		
module		-																	E		
3 cell																			8		
std		~ ~																			
macro		~ ~																			
pad		-																	8		
cover		~ ~																			
Lmodule		~ ~																	8		
cell_ref		~ ~																			
place_guide		~ ~																	ΔE		
place_group		~ ~																	ě.		
island		~ ~																			
route_guide		~ ~																	8		
net_guide		~ ~																			
tile_array		~ ~																	556		
site_array (ro	w)																		TE		
violation																			8		
io_guide																			8		
track_array																			E		
∃ shape		~ ~																	650		
groute		~ ~																	E		
wire		-																	70		
-via		~ ~	and its																Ϋ́Ε		
polygon		~ ~																	, E		
Loombo cha	ne	00	N.																750 77	9.520	
	et by type		d																- P /	5.520	1

Figure 18: Measurement of height and width of original floorplan (New)

3. Verify the new location of physical pins-

Check the location of physical pins. To know how to verify pin's location, Refer to, **sub section 5.1.b**, go to **Step 2**, repeat **point number 3**, **Physical Pins Location**




Figure 19: Highlighted IO pins inside the design boundary (New pin location)



In this exercise, it has been demonstrated, how to directly increase utilization ratio,

5.1.d. Conclusion

keep_cell_core To move

3.

5.1.c. TCL Commands

Step 8

using both the GUI and the TCL Command Line Interface (CLI) during the floorplan stage to ultimately reduce the die size.

2. Change the utilization ration of floorplan by executing following command:

Exit the current session using the below command:

1.Load the project in Shell- % load_project default/db/fp.proj

% exit

4. Observe the changes in the layout window.

Comparison between original and modified floorplan dimensions is shown below:

Utilization Ratio	Height	Width
0.4 (Original)	954.240	949.750
0.6 (New)	779.520	777.260
:	:	

Run the commands either in Command Line Interface (CLI) or Aprisa shell and see the changes in the layout window.

%init_floorplan -boundary by_ratio -utilization 0.45 -aspect_ratio 1.0 - max_route_metal 6 --

physical pin location, Go to Section 5.1. b, repeat Step 6.

Excerpt: Use any other values of the utilization ratio in *init_floorplan* window, observe how floorplan changes its reduced in size.

5.2. By size

Height and width of the design.

5.2.a. Objective

The objective of this section is to illustrate how to enhance the utilization ratio at the floorplan stage by modifying the height and width of the design using both APRISA GUI and TCL commands.

5.2.b. GUI Instructions

Step 1 To load the project, follow the steps mentioned in Section 4. Getting started.

Step 2 **Observe Original values:**

To begin, measure the utilization ratio, floorplan, physical pin locations of original design. 1. Report Utilization ratio:



Go to Aprisa shell, get the present utilization ratio details, using following command: % *report_placement*

die utilization	= 39.98 % ; C / X
core utilization	= 41.38 % ; (C - G) / A
std-cell utilization	= 41.38 % ; D / (A - F)
placeable-cell utilization	= 41.38 % ; H / B

Figure 20: Utilization 40% (Original)

2. Measure floorplan dimensions:

Go to APRISA layout window and zoom in to the layout to measure width and height of floorplan using ruler. To know how to use ruler, refer to **sub section 5.1.b**, go to **Step 2**, repeat **point number 2**.




Figure 21: Measured height and width of original floorplan

3. Physical pins location-

Locate the original position of pins. To know how to see the physical pin's location, refer to **sub section 5.1.b**, go to **Step 2**, repeat **point number 3**. **Physical pin's location**.

roject In/Out Wind	ow Config	Select	Edit Floorplan	Setup Place	Clock	Route	GDS	Analyze	ECO	Calib	re He	dp						SIEMEN
			0 0 151	EI					90	4-	A	- A-						
# 🕈 🔁 🔂	1.11	3 💫	51 IN 12	El 🐴 🦇	-			•	3	1	1	3 14	1 2			* *	1	
PTIONS		«		X		8			1		X		×		x			-
ayout <u>Stack</u>				no nit				100	×		~							
	and the second second			\otimes													×	
yer Type Prop	Misc																	
ame	v s	12																
<all types=""></all>	v 3																	
chiplet	~ ~			0													8	
module	~ ~			8													-	
ell																		
-std	~ ~																	
-macro	~ ~																	
-pad	~ ~																	
-cover	~ ~			×													8	
module	~ ~																	
cell_ref	~ ~																	
place_guide	~ ~																	
place_group	~ ~																	
sland	~ ~			\otimes													\otimes	
oute_guide	~ ~																	
net_guide	~ ~																	
tile_array	~ ~																	
site_array (row)				1000														
violation				\otimes														
o_guide	~ ~																	
rack_array																		
shape	~ ~																	
- groute	~ ~																10.00	
-wire				\otimes													\otimes	
-via																	10 A	
-polygon				SPE COLORISON		10 10 10 10 10 10 10 10 10 10 10 10 10 1		200000	100000		-		Service and		60004000000			
				8 - B		\otimes		- 6	9		8		- @)	@		$-\otimes$	
filter select set by		9																
nmand %		Incl																141

Figure 22: IO pins highlighted in the layout window. (Original)

Step 3 In the *init_floorplan* window, enter the following data:

- Select Design Boundary: by_size
- Modify Original Values of: Width: 892.64, Height: 904.96 with Width: 712.880, Height: 718.900

Design Boundary:	~ 1					
	🔿 keep					
	by_ratio	utilization:	0.400	aspect ratio:	1.000	
	• by_size	width:	952.56	height:	954.24	
Core to boundary-						
	Left: 7.28	Right: 7.2	28		1/2 Row	One Row
В	ottom: 8.96	Top: 8.9	96			
efault core to bou	ndary distance in partitio	ns:	2.24	1	1/2 Row	One Row
efault Row Directi	on: ● H ○ V					
	keep rows / track	5	set tracks from exist	ing rows		
	flip first row		force rows to be gene	-		
	keep cell core		Treat pad as macro (r			
	show unplaced st	d-cell	no pad between core			
	adjust track offse		trim core by pad-cell			
	,					
	shift row by half I					
lax. Route Metal:	☐ shift row by half t					
lax. Route Metal:						

Figure 23: init_floorpan window with floorplan original width and height (Original)

					init_floorplan			
esign Boundary:								
	C	keep						
	C	by_ratio	utilization	ç.	0.600	aspect ratio:	1.000	
	•	by_size	width:		777.84	height:	779.54	
ore to boundary-								
	Left:	7.28	Right:	7.28	<u></u>		1/2 Row	One Row
Br	ottom:	8.96	Тор:	8.96				
fault core to bou	ndarv o	distance in partitions:			2.24	-	1/2 Row	One Row
fault Row Directi					1			
induit non Directi		keep rows / tracks			set tracks from exis	ting rows		
		flip first row			F force rows to be ger	-		
		keep cell core			E treat pad as macro (
		show unplaced std-cel	II		no pad between core			
		adjust track offset			trim core by pad-cel			
		shift row by half heigh	nt from core					
ax. Route Metal:	6	\$						
	1-	1						
								201 C

Figure 24: init_floorplan window with floorplan Width and Height (New)

- **Step 4** Click *Ok* button and move back to Aprisa shell session.
- Step 5 After new floorplan dimensions, the pins will remain at original location as shown below.
 To know how to see pin's location, refer to sub section 5.1.b, go to Step 2, repeat.
 point number 3, Physical Pins Location.

				default/db/												
oject In/Out Win			t E <u>d</u> it			Place	Clock	Route	GDS	Analyze	ECO	Cali <u>b</u> re	Help	SI	EME	
🖻 🍝 🛸	S 5	ES 🛼	, <u>S</u> ,	S 🔁	E 🔍	. 🧆	-	•	8	📰 🗭	° 📴	🖛 🆛		- 😽 🔤	L 2	э
TIONS		<														
ayout <u>S</u> tack																
				*	8		8	X	8	×	c	×			Х	
ayer Type Pro	p <u>M</u> isc														~	
Name	~	s	8												Х	
<all types=""></all>	1	~														
l chiplet	-	~														
module	×	~	\otimes												8	
cell		~	× * *													
-std	3	~														
- macro	2	~														
-pad cover	2	-	\times												\otimes	
module	2	-														
cell ref		-														
place guide		-														
place group	~	~	\otimes												8	
island	~	~														
route guide	~	~														
net guide	~	~														
tile array	~	~	\otimes												8	
site array (row)		~														
violation		~														
io_guide		~													_	
track_array			\otimes												8	
shape	~	~														
groute	-	~		\otimes	\sim		8		8	0	20	630			\otimes	
wire	-	~														
- via	>	~														
- polygon	~	~														
-combo ebane	5															
filter select set b	y type	2														IN A
mmand %																×

Figure 25: Highlighted IO pins outside of design boundary (Original pin location).

Step 6Modify Physical pin location: Pins need to be relocated as per new floorplan dimensions.To know how to use modify pin's position, refer to sub section 5.1.b, repeat Step 6.

Step 7 Observe New values:

Lastly, measure the utilization ratio, floorplan, physical pin locations of original design.

1. Utilization ratio:

Go to Aprisa shell, use following command to get the present utilization ratio details-% *report_placement*


utilization


die utilization	=	59.94	%	;	C / X
core utilization	=	62.52	%	;	(C - G) / A
std-cell utilization	=	62.52	%	;	D / (A - F)
placeable-cell utilization	=	62.52	%	;	Н / В

Figure 26: Utilization 60% (New)

2. Measure floorplan dimensions:

Go to APRISA layout window and zoom in to the layout to measure width and height of floorplan using ruler. To know how to use ruler, refer to **sub section 5.1.b** and go to **Step 2,** repeat **point number 2. Measure floorplan dimensions.**





3. Verify the new location of physical pins-

Check the location of physical pins. To know how to verify pin's location, Refer to. **sub section 5.1.b**, go to **Step 2**, repeat **point number 3**, **Physical Pins Location**

17





Figure 28: Highlighted IO pins inside the design boundary (New pin location).



5.2.c. TCL Commands

Run the commands either in Command Line Interface (CLI) or Aprisa shell and see the changes in the layout window.

1.Load the project in Shell- % *load_project default/db/fp.proj*

2. Change the utilization ration of floorplan by executing following command:

init_floorplan -boundary by_size -width 777.84 -height 777.84 - max_route_metal 6 --keep_cell_core 3.

To move physical pin location, Go to Section 5.1.b, repeat Step 6.

4. Observe the changes in the layout window.

5.1.d. Conclusion

In this exercise, it has been demonstrated how to directly minimize design's height and width to reduce die size, using both the GUI and the TCL Command Line Interface (CLI), which ultimately increases the utilization ratio.

Comparison between original and modified floorplan dimensions is shown below:

Width	Height	Utilization ratio
952.56	954.240	39.94 (Original)
777.84	779.540	59.94 (New)



Excerpt: Use any other values of the height and width in *init_floorplan* window. Observe how the floorplan is reduced in size and also yields to higher utilization ratio.

5.3. By Keep

x and y co- ordinates of the design layout.

5.3.a. Objective

The objective of this section is to illustrate how to enhance the utilization ratio at the floorplan stage by modifying the x and y co-ordinates of the design using APRISA Tcl commands.

5.3.b. Tcl Commands

Step 1 To load the project, follow the steps mentioned in Section 4. Getting started.

Step 2 Observe Original values:

To begin, measure the utilization ratio, floorplan, physical pin locations of original design.

1. Report Utilization ratio:

Go to Aprisa shell, get the present utilization ratio details, using following command:

% report_placement

die utilization	= 39.98 % ; C / X
core utilization	= 41.38 % ; (C - G) / A
std-cell utilization	= 41.38 % ; D / (A - F)
placeable-cell utilization	= 41.38 % ; H / B

Figure 29: Utilization 40% (Original)

2. Measure floorplan dimensions:

Go to APRISA layout window and zoom in to the layout to measure width and height of floorplan using ruler. To know how to use ruler, refer to **sub section 5.1.b**, go to **Step 2**, repeat **point number 2**.

card ctris c 952.560 yrge ctris g g g grows ctris g g g g grows ctris g g g g g stat g g g g g g g g g metal g								0:de	efault/dt	o/fp.pr	oj (riscv_	core) @) orw	-radma	h4e-vπ	n						-	n ×
card ctris c 952.560 yrge ctris g g g grows ctris g g g g grows ctris g g g g g stat g g g g g g g g g metal g	Project In/Out	Window Co	onfig s	elect	Edit <u>F</u> lo	orplan	Setup Pla	ice Cloc	k <u>R</u> oute	GDS	Analyze	<u>E</u> CO	Cali	bre <u>H</u> e	lp							SIEM	IENS
Gold a Ctrl a 952.560 952.560 gerge Gold a Gold a Gold a gerge Ctrl a Gold a Gold a gerge Gold a Gold a Gold a gerge G	<u>N</u> ew		. 53	0.1	0 0					8	-	14.	4	4 4	. 4.	1	3 4	5 6	7 8 4	de entre	~		
Targe Ctrip	Load						N .					-a-	-1		1 44								IN a
trowse Ubrary	<u>S</u> ave		[<																		952.560		
trowse Ubrary	Purge	Ctrl-P												500							-		2
trowse Ubrary	Merge	1																					
Layer Type Frop Msc. Name v S call layers v S cuto 1 metal 0 cuto 2 metal 0 cuto 2 cuto 2																							
Name v sall syrs> mata metal0 cutb_1 cutb_1 <td< td=""><td>Quit</td><td>Ctrl-q</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	Quit	Ctrl-q																					
a MAS □ BASS □ B metal0 □ cut0_1 □ imetal1 □ cut1_2 □ imetal3 □ imetal4 □ imetal5 □ imetal6 □ imetal7 □ imetal7 □ imetal6	Layer Type	Prop Misc	:																				
B Asé Image: Second secon	🗆 Name	v	s																				
Image: Second	<all layers=""></all>		~																				
cut0.1 v metal1 v cut2.2 v cut2.3 v cut2.4 v cut2.5 v cut2.4 v cut2.5 v cut2.6 v cut2.7 v cut2.8 v cut2.9 v cut2.9 v cut2.6 v cut2.7 v cut2.8 v cut2.9 v cut2.6 v cut2.7 v cut2.7 v cut2.7 v cut2.7 v cut2.7 v	BASE																						
Image: State	🔀 metal0		*																				
cut1_2 v imata2 v icut2_3 v icut2_4 v icut2_4 v icut2_6 v icut3 v icut3 v icut3 v icut4_6 v icut3 v icut3 v icut4_6 v icut36 v icut46 v icut36 v icut36 v icut46 v icut36 v icut36 v icut36 v icut36 v icut37 v icut38 v icut39 v icut30 v icut310 v icut310 v icut310 v icut310 v icut310 v icut310 v icut3100 v icut3100 v icut3100 v																							
@ metal2 ● @ metal3 ● @ ortike ● @ ortike ● @ filter select set by layer ● command % ★																							
Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication Implication <td></td>																							
© meta3																							
Image: Contract set by layer 952.730 Image: Contract set by layer X																				8			
© cutA 5 0 0 ©																				3			
Impart Impart																							
Imparts Imparts	🖸 metal4																						
Image: Sector																							
© filter select set by layer command %																							
♥ filter select set by layer > > > > > > > > >			•																				
> filter select set by layer	OTHER																						
> filter select set by layer																							
> filter select set by layer																							
> filter select set by layer																							
> filter select set by layer																							
> filter select set by layer																							
> filter select set by layer																							
> filter select set by layer																					050 700		
command %																					952.730		
command %	Filter select s	et by layer																				1	M
	Command %																						× .
	ruler)							and a set										(m-1		0	1.050	05 0 430 1	

Figure 30: Measured height and width of original floorplan

3. Physical pins location-

Locate the original position of pins. To know how to see the physical pin's location, refer to **sub section 5.1.b**, go to **Step 2**, repeat **point number 3**. **Physical pin's location**.




Figure 31: IO pins highlighted in the layout window. (Original)

Step 3 To adjust current values of co-ordinates x and y, use either of the methods mentioned below:

Method 1: Change x and y co- ordinates using command line.

% set_cell_boundary {} -exclusive -max_route_metal 6 \
-core_to_boundary {0.000 0.000 777.840 779.540}
set_cell_core {} {7.280 8.960 769.660 770.560}}

Method 2: Change x and y co-ordinates in fp.tcl file-

The x and y co-ordinates of the design can be modified directly in the floorplan file.

• Navigate to the Aprisa shell. To begin with, export floorplan setup of design using command:

%export_setup <my_floorplan.fp>

- Navigate to working directory where exported floorplan file is saved as my_floorplan.fp.
- Open the file using command-

% / gvim my_floorplan.fp

• A dialog box will appear. Click "Edit anyway" at the bottom to indicate that the file. can be modified.

		VIM - ATTENTION		×
Swap file ".m	yfloorplan.fp.swp" al	ready exists!		
Open Read-Only	Edit anyway	Recover	Quit	Abort

Figure 32: Dialog-box asking file permission.

• Once, file is opened, find the floorplan boundary. Enter insert mode by pressing the Insert key, and observe the highlighted INSERT keyword at the bottom, indicating the file can be overwritten.





Figure 33: Floorplan details in my_flooplan.fp file

 Now, modify original coordinate values with new values shown below: set_cell_boundary [get_modules {risc_core}] \ -max_route_metal 6 \ -core_to_boundary 2.240 \ {{0.000 0.000 777.840 779.540} set_cell_core [get_modules {risc_core}] \ {7.280 8.960 769.440 770.560}

• After modifying values, click on file option in top left corner, select *Save- Exit* option shown below.



Step 4	Go to shell, invoke AP in the working directory: % AP
Step 5	Load already saved project using the command: % <i>load_project default/db/fp.proj.</i>
Step 6	Source my_floorplan.tcl file with new floorplan values using command: % <working directory=""> source my_floorplan.tcl</working>
Step 7	After, my_floorplan.tcl is sourced, initialize floorplan using command: % init_floorplan -boundary keep -keep_cell_core -max_route_metal 6
Step 8	

After new floorplan dimensions, the pins will remain at original location as shown below. To know how to see pin's location, refer to **sub section 5.1.b, go to Step 2,** repeat **point number 3, Physical Pins Location.**

				0:	default/db	/fp.proj	(riscv_	core) @	0orw-ra	dmah	4e-vm						-	
roject In/Out	Window	⊆onfig	Select	Edit	<u>F</u> loorplan	Se <u>t</u> up	P <u>l</u> ace	Cl <u>o</u> ck	Route	GDS	Anal	yze <u>E</u>	co (Cali <u>b</u> re	Help	5	IEM	EN
🆛 🔿 🕵 S		S. 5	3 െ	<u></u>	S. 🔁	👔 🗠	💊 🛛 🚙		•	83		🗩 E	• 4	k 🖛	4	-	1 2	з
PTIONS			<< -															
ayout <u>Stack</u>																		
					*	8		×	ж	8		×		×			Х	
Layer Type	Prop M	lisc		-														
Name		v s		\otimes													×	
<all types=""></all>		>																
a chiplet		>																
module		>		\otimes													8	
cell				~														
-std		>																
- macro		2 2																
-pad cover		~ ~		\times													8	
module		~ ~																
cell ref		~ ~																
place guide		~ ~																
place group		~ ~		\otimes													8	
island																		
route guide																		
net_guide		>		_													-	
tile_array		> >		\otimes													8	
site_array (row	v)																	
violation																		
io_guide		~		~													8	
track_array				\otimes													8	
shape		>			-			-		-		-		-				
groute		>			Ø	\otimes		8		\otimes		∞		8			\otimes	
wire		, ,																
-via		, ,																
- polygon																		
filter select se																		
	st by typ	0		1													L.	2
ommand %																		×

Figure 35: Highlighted IO pins outside of design boundary (Original pin location).

Step 9Modify Physical pin location: Pins need to be relocated as per new floorplan dimensions.
To know how to use modify pin's position, refer to sub section 5.1.b, repeat Step 6.

Step 10 Observe New values:

Lastly, measure utilization ratio, floorplan, physical pin locations of original design.

1. Utilization ratio:

Go to Aprisa shell, use following command to get the present utilization ratio details-

SIEMENS

% report_placement

23

Shrinking the Die

utilization

die utilization	=	59.94	%	;	C /	Х
core utilization	=	62.52	%	;	(C ·	- G) /
std-cell utilization	=	62.52	%	;	D /	(A - F
placeable-cell utilization	=	62.52	%	;	Η /	В

Figure 36: Utilization 40% (Original)

2. Measure floorplan dimensions:

Go to APRISA layout window and zoom in to the layout to measure width and height of floorplan using ruler. To know how to use ruler, refer to **the sub section**. **5.1.b** and go to **Step 2**, repeat **point number 2**. **Measure floorplan dimensions**.




Figure 37: Measurement of height and width of original floorplan (New)

3. Verify the new location of physical pins-

Check the location of physical pins. To know how to verify pin's location, Refer to. **sub section 5.1.b**, go to **Step 2**, repeat **point number 3**, **Physical Pins Location**

PTIONS Layout Stack Layer Type Prop Mame V S Call types B chiplet madule V S Cell Layout Cell Mame Cover Cover Cover </th <th>roject <u>I</u>n/Out</th> <th><u>W</u>indow</th> <th><u>C</u>onf</th> <th>ig <u>S</u>el</th> <th>ect I</th> <th>E<u>d</u>it</th> <th><u>F</u>loorplan</th> <th>Se<u>t</u>up</th> <th>P<u>l</u>ace</th> <th>Cl<u>o</u>ck</th> <th><u>R</u>oute</th> <th><u>G</u>DS</th> <th><u>A</u>nal</th> <th>yze</th> <th><u>E</u>CO</th> <th>Cali</th> <th><u>b</u>re</th> <th><u>H</u>elp</th> <th>S</th> <th>IEM</th> <th>IEN</th>	roject <u>I</u> n/Out	<u>W</u> indow	<u>C</u> onf	ig <u>S</u> el	ect I	E <u>d</u> it	<u>F</u> loorplan	Se <u>t</u> up	P <u>l</u> ace	Cl <u>o</u> ck	<u>R</u> oute	<u>G</u> DS	<u>A</u> nal	yze	<u>E</u> CO	Cali	<u>b</u> re	<u>H</u> elp	S	IEM	IEN
Layout Stack Layer Iype Prop Misc Layer Iype Prop Misc Layer Iype Prop Misc Layer Iype 2 Prop Misc Call types> Call 2 2 2 Call 2 2	🔶 🔿 候	R R	<u></u>		R (S. 🔁	1 🔍	. 🎿	🚕 🤞				•	1 2-	4	4	4		1 2	2 3
Layer Type Prop Misc Name V S call types> call types> cell i fatd V place group place group place group island route guide V place group island V tile array V site array V site array V find types isle array V site array V site array V find types isle array V site array V sie V site array V site array V site array V	PTIONS			<	4																
Name v s <ali types=""> v v acii types> v v module v v module v v macro v v module v v module v v module v v place group v v place group v v island v v mote guide v v tile array (row) v v island v v module v v track array v v macro v v macro v v module v v macro v v module v v macro v v module v v macro v v v v v macro v v v macro v v v v v v v v v macro v</ali>	Layout Stack	1																			
Name v s <ali types=""> v v acii types> v v module v v module v v macro v v module v v module v v module v v place group v v place group v v island v v mote guide v v tile array (row) v v island v v module v v track array v v macro v v macro v v module v v macro v v module v v macro v v module v v macro v v v v v macro v v v macro v v v v v v v v v macro v</ali>																					
Name v s <ali types=""> v v acii types> v v module v v module v v macro v v module v v module v v module v v place group v v place group v v island v v mote guide v v tile array (row) v v island v v module v v track array v v macro v v macro v v module v v macro v v module v v macro v v module v v macro v v v v v macro v v v macro v v v v v v v v v macro v</ali>	Layer Type	Prop M	lisc				\otimes	\otimes		∞		∞		\times		\times					
<pre><all types=""> v v v v v v v v v v v v v v v v v v v</all></pre>	Name		V	s 🛆		~															
a. chiplet v module v v v a. chiplet v v v a. chiplet v macro v v v macro v v v pad v v v route_guide v v v place_group v v v place_guide v v v place_guide v v v site_array (row) v violation				_		Y											\uparrow				
cell v -std v -macro v -pad v -cover v v v -cover v v v cell_ref v v v place_group v v v place_group v v v cell_ref v v v place_group v v v place_group v v v place_group v v v v v place_group v v v																					
-std v v -std v v -pad v v -pad v v -pad v v -pad v v -cover v v -module v v place_group v v island v v route_guide v v island v v island v v island v v island v v site_array (row) v v io_guide v v shape v v via v <tdv< td=""> via</tdv<>			~	~		2															
macro pad cover module cover module cover module cover module cover module cover place_group cover place_group cover place_group cover place_group cover place_group cover place_group cover cover place_group cover polygon cover cover <	3 cell			~	N (X	\$2															
pad v	std		~	~																	
cover v v module v v place_guide v v place_group v v island v v route_guide v v route_guide v v site_array v v site_array (row) v v vialation v v groute v v -group v v -wire v v -wire v v -wire v v -mano v <td>macro</td> <td></td> <td>~</td> <td>~</td> <td></td>	macro		~	~																	
module v module v cell_ref v place_group v place_group v v v island v route_guide v v v site_array (row) v violation v violation v shape v violation v ewire v via v	pad		~	~	5	~															
cell ref v place_guide v v v island v v v route_guide v v v etc.guide v v v site_array v volation v io guide v v v stac_array shape v via via v via v </td <td>cover</td> <td></td> <td>•</td> <td>~</td> <td>\sim</td> <td>\$</td> <td></td>	cover		•	~	\sim	\$															
place_guide v v place_group v v island v v route_guide v v net_guide v v tile_array v v v site_array (row) v violation v io_guide v v -groute v v -groute v v -groute v v -groute v v -filter select set by type v	Lmodule		•	~																	
place_group v island v island v route_guide v v v site_array v violation v io_guide v track_array v shape v via v via v via v via	cell_ref		•	~																	
place_group v v v island v v route_guide v v tile_array (row) v violation v io_guide v v shape v v -viator v -viator v v -viat	place_guide		~	~													.0				
route_guide v v net_guide v v net_guide v v site_array (row) v violation v track_array v shape v v wire v v -via v v -via v v filter select set by type v	place_group		~	~	2	9											-	·			
net_guide v v tile_array v v violation v i_o_guide v -groute v v -via v v -polygon v v filter select set by type	island		~	~																	
tile_array v v v vilation vilation v vilation vi	route_guide		•	~																	
site_array (row) violation violatio violation violation violation violation violation	net_guide																0				
violation v lo guide v track_array v shape v groute v wire v tria v polygon v filter select set by type v v	tile_array				l ×	\$															
io_guide v track_array v shape v v wire v v vuia v v polygon v v filter select set by type		vv)																			
track_array				_																	
track_array				~														•			
-groute v v wire v v voia v v polygon v v filter select set by type					4	9											-	-			
- wire V V - via V V - polygon V V - combo chane V V - filter select set by type 2							\sim			~						\sim					
-via v v polygon v v combo chane v v filter select set by type v							\propto	- CO		\otimes		×				∞					
polygon V V combo shane V V filter select set by type																					
filter select set by type																					
Filter select set by type																					
ommand %	filter select s	et by typ	e	9																1	
	ommand %																				×

Figure 38: Highlighted IO pins outside of design boundary (New pin location)

 Step 11
 Exit the current session using the below command:

 % exit

.

5.3.c. Conclusion

In this exercise, it has been demonstrated how to reduce the x and y coordinate values using the TCL Command Line Interface (CLI), ultimately enhancing the utilization ratio and reducing die size at floorplan stage.

Comparison between original and modified floorplan dimensions is shown below:

Boundary Co- ordinates	Core co-ordinates	Utilization ratio
{0.000 0.000 952.560 954.240}	{7.280 8.960 945.280 945.280}	39.94 (Original)
{0.000 0.000 777.840 779.540}	{7.280 8.960 769.660 770.560}	59.94 (New)
	:	· · · · · · · · · · · · · · · · · · ·

Excerpt: Experiment using any other smaller values for co-ordinates for the boundary and core values. Observe how the floorplan is reduced in size, higher utilization ratio.

SIEMENS

25

7. Conclusion

1. Reduction in size of die

Instead of occupying more space, cells are placed more closely and efficiently in the core area, ultimately leading to smaller sized chips.




Figure 39: Die size for Utilization ratio 0.40 (Original)




Figure 40: Die size for Utilization ratio 0.60 (New)

2. Efficient placement of standard cells.

Utilization ratio also affects the standard cell placement. Thus, during the placement stage, differences in the placement of standard cells become apparent due to different utilization ratios.

Therefore, out of curiosity, users may attempt to run the placement stage and analyse the **placement differences of standard cells** for both original and new ratios of 0.40 and 0.60 as shown below:




Figure 41: Standard cell placement, utilization ratio 0.40 (Original)




Figure 42: Standard cell placement, utilization ratio 0.60 (New)

Unpublished work. (c) 2024 Siemens

This software or file (the "Material") contains trade secrets or otherwise confidential information owned. by Siemens Industry Software Inc. or its affiliates (collectively, "SISW"), or SISW's licensors. Access to and use of this information is strictly limited as set forth in one or more applicable agreement(s) with SISW. This Material may not be copied, distributed, or otherwise disclosed without the express written permission of SISW, and may not be used in any way not expressly authorized by SISW.

Unless otherwise agreed in writing, SISW has no obligation to support or otherwise maintain this Material. No representation or other affirmation of fact herein shall be deemed to be a warranty or give rise to any liability of SISW whatsoever.

SISW reserves the right to make changes in specifications and other information contained herein without prior notice, and the reader should, in all cases, consult SISW to determine whether any changes have been made.

SISW MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. SISW SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, CONSEQUENTIAL OR PUNITIVE DAMAGES, LOST DATA OR PROFITS, EVEN IF SUCH DAMAGES WERE FORESEEABLE, ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF SISW HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

TRADEMARKS: The trademarks, logos, and service marks (collectively, "Marks") used herein are the property of Siemens AG, SISW, or their affiliates (collectively, "Siemens") or other parties. No one is permitted to use these Marks without the prior written consent of Siemens or the owner of the Marks, as applicable. The use herein of third-party Marks is not an attempt to indicate Siemens as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A list of Siemens' Marks may be viewed at: www.plm.automation.siemens.com/global/en/legal/trademarks.html

Support Center: <u>support.sw.siemens.com</u>

Send Feedback on Documentation: support.sw.siemens.com/doc_feedback_form